ROCK PCT/PTO 14 APR 2005

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 29 April 2004 (29.04.2004)

PCT

(10) International Publication Number WO 2004/036303 A1

(51) International Patent Classification7:

G02F 1/136

(21) International Application Number:

PCT/KR2003/000146

(22) International Filing Date: 23 January 2003 (23.01.2003)

(25) Filing Language:

Korean

(26) Publication Language:

English

(30) Priority Data:

10-2002-0062409 14 October 2002 (14.10.2002) KR


- (71) Applicant (for all designated States except US): SAM-SUNG ELECTRONICS CO., LTD. [KR/KR]; 416, Maetan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): HONG, Mun-Pyo [KR/KR]; 112-205 Hansolmaeul Cheonggu Apt., Jeongja-dong, Bundang-ku, Seongnam-city, Kyungki-do 463-914 (KR). ROH, Nam-Seok [KR/KR]; 607-703

Hyojachon Hwaseong Apt., Seodang-dong, Bundang-ku, Seongnam-city, Kyungki-do 463-055 (KR). CHOE, Hee-Hwan [KR/KR]; 807-209 Jugong Apt., Mansujugong 8danji, Mansu 1-dong, Namdong-ku, Incheon-city 405-241 (KR). SONG, Keun-Kyu [KR/KR]; 7-1 Nongseo-ri, Giheung-eub, Yongin-city, Kyungki-do 449-901 (KR).

- (74) Agent: YOU ME PATENT & LAW FIRM; Teheran Bldg., 825-33 Yoksam-dong, Kangnam-ku, Seoul 135-080 (KR).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),

[Continued on next page]

(54) Title: A THIN FILM TRANSLATOR ARRAY PANEL AND A METHOD FOR MANUFACTURING THE PANEL



(57) Abstract: A gate wire including a gate line and a gate electrode is formed on a substrate and a gate insulating layer is formed on the substrate. A semiconductor pattern and an etching assistant pattern are formed on the gate insulating layer and a source/drain conductor pattern and an etching assistant layer are formed on the semiconductor pattern and the etching assistant pattern. A data wire including a data line and source and drain electrodes separated from each other is formed by removing the etching assistant layer and partly removing the source/drain conductor pattern. A pixel electrode connected to the drain electrodes is formed.

WO 2004/036303 A1


Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

- with international search report

31\ PR43 JC13 Rec'd PCT/PTO 14 APR 2005



5

10

15

20

25

30

d

A THIN FILM TRANSISTOR ARRAY PANEL AND A METHOD FOR MANUFACTURING THE PANEL

BACKGROUND OF THE INVENTION

(a) Field of the Invention

The present invention relates to a thin film transistor array panel and a manufacturing method thereof.

(b) Description of the Related Art

Liquid crystal displays (LCDs) are one of the most widely used flat panel displays. An LCD includes two panels provided with electrodes, a liquid crystal (LC) layer interposed therebetween, and a pair of polarizers attached to outer surfaces of the panels. The LCD displays images by applying voltages to the electrodes to generate an electric field in the LC layer, thereby rearranging LC molecules in the LC layer to adjust transmittance of incident light.

Among LCDs, including field-generating electrodes on respective panels, a kind of LCDs including two panels provided with respective electrodes and thin film transistors (TFTs) for switching the voltages applied to the electrodes are most commonly used. The TFTs are provided one of the two panels.

A gate wire or a data wire transmitting signals are typically made of low resistant material such as Al and Al alloy for preventing signal delay. The data wire has a multi-layered structure including refractory metal such as Cr since it contacts silicon layer.

When manufacturing the LCD, the panel including the TFTs is usually manufactured by photo-etching process with masks and it is desirable to reduce the number of the masks for decreasing product cost. For this purpose, it is suggested a technique of patterning two layers by photo-etching with a single mask to have different patterns, thereby completing the TFT array panels.

However, when patterning conductive multi-layers for forming signal wires in the above-described manufacturing method of the TFT array panel, there is a problem that it is difficult to etch one of the conductive multi-layers and thus to patterning a signal wire.

10

15

20

25

30



SUMMARY OF THE INVENTION

A motivation of the present invention is to provide a TFT array panel and a manufacturing method thereof capable of facilitating patterning of multi-layers.

A TFT array panel and a manufacturing method thereof according to an embodiment of the present invention forms an etching assistant layer connected to a data wire such that a lower film has larger areas exposed to an etchant for wet etching.

A method of manufacturing a thin film transistor array panel is provided, which includes: forming a gate wire including a gate line and a gate electrode on a substrate; forming a gate insulating layer on the substrate; forming a semiconductor pattern and an etching assistant pattern on the gate insulating layer; forming a source/drain conductor pattern and an etching assistant layer on the semiconductor pattern and the etching assistant pattern; forming a data wire including a data line and source and drain electrodes separated from each other by removing the etching assistant layer and partly removing the source/drain conductor pattern; and forming a pixel electrode connected to the drain electrodes.

The separation of the source and the drain electrodes are performed by using a photo-etching process using a photoresist pattern, and the photoresist pattern comprises a first portion disposed on an etching assistant portion and having a first thickness, a second portion having a second thickness larger than the first thickness, and a third portion disposed at positions except for the first and the second portions and having a thickness smaller than the first thickness.

A mask used for the photo-etching process comprises a first portion partly transmitting light, a second portion fully transmitting light, and a third portion fully blocking light, and the first, the second and the third portions of the mask is aligned to face the first, the second and the third portions of the photoresist pattern, respectively, during light exposure.

The method may further include forming a contact pattern between the data wire and the semiconductor pattern. The data wire, the contact pattern, the

20

30

4



semiconductor pattern, and the etching assistant pattern are preferably formed by using a mask.

The formation of the gate insulating layer, the semiconductor pattern, the contact pattern, and the data wire preferably includes: depositing the gate insulating layer, a semiconductor layer, a contact layer, and a conductive layer; coating a photoresist film on the conductive layer; exposing the photoresist film through the mask; developing the photoresist film to form the photoresist pattern such that the second portion of the photoresist pattern is disposed on the data wire; forming the data wire, the contact pattern, and the semiconductor pattern respectively made of the conductive layer, the contact layer and the semiconductor layer by removing a portion of the conductive layer under the third portion, the semiconductor layer and the contact layer thereunder, the first portion, the conductive layer and the ohmic contact layer under the first portion, and a partial thickness of the second portion; and removing the photoresist pattern.

The formation of the data wire, the contact pattern, the semiconductor pattern, and the etching assistant pattern preferably includes: removing the portion of the conductive layer under the third portion by dry etching or wet etching to form the source/drain conductor pattern and the etching assistant layer; etching the contact layer under the third portion, the semiconductor layer thereunder to complete the semiconductor pattern and the etching assistant pattern under the first and the second portions; and removing the source/drain conductor pattern and the etching assistant layer to complete the data wire and the contact pattern.

Preferably, the data wire includes a lower film including Cr, Mo or Mo alloy and an upper film including Al or Al alloy, and the upper film and the lower film are patterned by wet etching.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a layout view of a TFT array panel for an LCD according to an embodiment of the present invention;

10

15

20

25

30



Figs. 2-4 are sectional views of the TFT array panel shown Fig. 1 taken along the lines II-II', III-III' and IV-IV', respectively

Fig. 5A is a layout view of a TFT array panel in the first step of a manufacturing method thereof according to an embodiment of the present invention;

Figs. 5B-5D are sectional views of the TFT array panel shown in Fig. 5A taken along the lines VB-VB', VC-VC' and VD-XVD', respectively;

Figs. 6A-6C are sectional views of the TFT array panel shown in Fig. 5A taken along the lines VB-VB', VC-VC' and VD-XVD', respectively, and illustrate the step following the step shown in Figs. 5B-5D;

Fig. 7A is a layout view of the TFT array panel in the step following the step shown in Figs. 6A-6C;

Figs. 7B-7D are sectional views of the TFT array panel shown in Fig. 7A taken along the lines VIIB-VIIB', VIIC-VIIC' and VIIC-VIIC', respectively;

Figs. 8A, 9A, 10A and 11A, Figs. 8B, 9B, 10B and 11B, and Figs. 8C, 9c, 10C and 11C are respective sectional views of the TFT array panel shown in Fig. 7A taken along the lines VIIB-VIIB', VIIC-VIIC' and VIID-VIID', respectively, and illustrate the steps following the step shown in Figs. 7B-7D;

Fig. 12A is a layout view of a TFT array panel in the step following the step shown in Figs. 11A-11C; and

Figs. 12B-12D are sectional views of the TFT array panel shown in Fig. 12A taken along the lines XIIB-XIIB', XIIC-XIIC' and XIID-XIID', respectively.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. The present invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein.

In the drawings, the thickness of layers, films and regions are exaggerated for clarity. Like numerals refer to like elements throughout. It

15

25

30



will be understood that when an element such as a layer, film, region or substrate is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" another element, there are no intervening elements present.

Then, signal wires, TFT array panels, and manufacturing methods thereof will be described with reference to accompanying drawings.

A method of manufacturing a wire according to an embodiment of the present invention forms a semiconductor layer and a data wire by photo etching using a single photoresist pattern. It is described in detail with reference to the drawings.

First, a TFT array panel for an LCD according to an embodiment of the present invention is described with reference to Figs. 1-4.

Fig. 1 is a layout view of a TFT array panel for an LCD according to an embodiment of the present invention, and Figs. 2-4 are sectional views of the TFT array panel shown Fig. 1 taken along the lines II-II', III-III' and IV-IV', respectively.

A gate wire, a storage wire, and a first ESD protection wire are formed on an insulating substrate 110. The gate wire, the storage wire, and the first ESD protection wire include a lower layer preferably made of a material having a good contact characteristic with other materials such as Mo, Mo alloy, and Cr and an upper layer preferably made of conductive material having low resistivity such as Ag, Ag alloy, Al and Al alloy.

The gate wire includes a plurality of gate lines 121 extending in a transverse direction, a plurality of gate pads 125 connected to one ends of the gate lines 121 for receiving gate signals from an external device and transmitting the gate signals to the gate lines, and a plurality of TFT gate electrodes 123 connected to the gate lines 121.

The storage capacitor wire includes a plurality of storage electrode lines 131 parallel to the gate lines 121 and supplied with an external voltage such as a common voltage to be applied to a common electrode of an upper panel and a

15

20

25

30



plurality of storage electrodes 133 connected thereto. The storage electrodes 133 overlap drain electrodes 175 connected to pixel electrodes 190 to form storage capacitors for enhancing the charge storing capacity of pixels, which will be described later. In case the overlapping of the pixel electrodes 190 and the gate lines 121 gives sufficient storage capacitance, the storage capacitor wire may be omitted.

The first ESD protection wire includes a plurality of ESD connection lines 124 connected to the gate pads 125 opposite the gate lines 121 and a gate shorting bar 128 connecting the gate lines 121 in common through the ESD connection lines 124.

The gate wire 121, 123 and 125, the storage wire 131 and 133, and the first ESD protection wire 124 and 128 have tapered lateral sides and the inclination angle thereof ranges from about 30 degrees to 70 degrees.

The gate wire 121, 123 and 125, the storage wire 131 and 133, and the first ESD protection wire 124 and 128 may include a single layer made of low resistivity conductive material.

A gate insulating layer 140 preferably made of SiNx is formed on the gate wire 121, 123 and 125, the first ESD protection wire 124 and 128, and the storage capacitor wire 131 and 133 to cover them.

A semiconductor pattern 152 and an etching assistant pattern 158 preferably made of polysilicon or amorphous silicon are formed on the gate insulating layer 140. An ohmic contact pattern (or an intermediate layer pattern) 163 and 165 preferably made of amorphous silicon heavily doped with n type impurities such as phosphorous P or p type impurities is formed on the semiconductor pattern 152. The etching assistant pattern 158 is made of the same layer as the semiconductor pattern 152 and located out of a pixel area.

A data wire and a second ESD protection wire including a lower layer preferably made of a refractory material having a good contact characteristics with other materials such as Mo, Mo alloy, and Cr and an upper layer preferably made of conductive material having low resistivity such as Ag, Ag alloy, Al and Al alloy are formed on the ohmic contact pattern 163 and 165. The data wire

15

25

30



includes a plurality of data line units 171, 173 and 179 and a plurality of drain electrodes 175 of TFTs. Each data line unit includes a data line 171 extending in a longitudinal direction and intersecting the gate lines to define pixel areas, a data pad 179 connected to one end of the data line 171 and receiving image signals from an external device, and a plurality of source electrodes 173 of TFTs branched from the data line 171. Each drain electrode 175 is separated from the data line units 171, 173 and 179 and placed opposite to the corresponding source electrode 173 with respect to the corresponding gate electrode 123 or the channel portion C of the semiconductor pattern 152 of the TFT. In the absence of the storage capacitor wire 131 and 133, the drain electrodes 175 may not extend to the center of the pixel areas. A plurality of storage capacitor conductors 177 overlapping the storage electrodes 133 may be formed separated from the drain electrodes 175.

The second ESD protection wire includes a plurality of ESD connection lines 174 connected to the data pads 179 opposite the data lines171 and a data shorting bar 178 connecting the data lines 171 in common through the ESD connection lines 174.

The data wire 171, 173, 175 and 179 and the second ESD protection wire 174 and 178 as well as the ohmic contact pattern 163 and 165 and the semiconductor pattern 152 and the etching assistant pattern 158 have tapered lateral sides and the inclination angle thereof ranges from about 30 degrees to 80 degrees.

The ohmic contact pattern 163 and 165 reduces the contact resistance between the underlying semiconductor pattern 152 and the overlying data wire 171, 173, 175 and 179 and has substantially the same shape as the data wire 171, 173, 175 and 179 and the second ESD protection wire 174 and 178. That is, the ohmic contact pattern 163 and 165 includes a plurality of data-line ohmic contacts 163 having substantially the same shapes as the data line units 171, 173 and 179 and a plurality of drain-electrode ohmic contacts 163 having substantially the same shapes as the drain electrodes 173.

15

20

25

30



Meanwhile, the semiconductor pattern 152 has substantially the same shape as the data wire 171, 173, 175 and 179, the second ESD protection wire 174 and 178, and the ohmic contact pattern 163 and 165 except for the TFT channel areas C. Specifically, the data line units 171, 173 and 175, in particular the source electrode 173 and the drain electrode 175 are separated from each other at the TFT channel areas C, where the data-line ohmic contacts 163 and the drain-electrode ohmic contacts 165 are also separated from each other. However, the TFT semiconductors 152 continue to proceed there without disconnection to form TFT channels.

A passivation layer 180 is formed on the data wire 171, 173, 175 and 179 and the second ESD protection wire 174 and 178, and the semiconductors 152 and the etching assistant pattern 158, which are not covered with the data wire 171, 173, 175 and 179 and the second ESD protection wire 174 and 178. The passivation layer 180 preferably includes an insulating film preferably made of such as an organic photosensitive material having good planarization property or a low dielectric material including a-Si:C:O:H. The passivation layer 180 may further include an insulating film preferably made of silicon nitride, which is preferably disposed under an organic insulating film to directly cover the semiconductor pattern 152. The organic insulating film is preferably completely removed from pad areas P where the gate pads 125 and the data pads 179 are provided, which is particularly advantageous for a COG (chip on glass) type mounting gate driving integrated circuits and data driving integrated circuits directly on the TFT panel for transmitting scanning signals and data signals to the gate pads 125 and the data pads 179, respectively.

The passivation layer 180 has a plurality of contact holes 185 and 189 exposing the drain electrodes 175 and the data pads 179. The passivation layer 180 together with the gate insulating layer 140 is further provided with a plurality of contact holes 182 exposing the gate pads 125. In addition, the passivation layer 180 further has a plurality of contact holes 184 and 186 exposing the first and the second ESD protection wires 124, 128, 174 and 178. The upper films 202 and 702 are removed at the contact holes 182, 184, 185, 186 and 189 to

10

15

20

30



expose the lower films 201 and 701 having good contact characteristics with other materials.

A plurality of pixel electrodes 190 receiving image signals from the TFTs and generating electric fields in cooperation with an electrode of an upper panel are formed on the passivation layer 180. The pixel electrodes 190 are made of a transparent conductive material such as ITO and IZO. The pixel electrodes 190 are physically and electrically connected to the drain electrodes 175 through the contact holes 185 to receive the image signals. The pixel electrodes 190 overlap the neighboring gate lines 121 and the adjacent data lines 171 to enlarge the aperture ratio, but the overlapping may be omitted.

Meanwhile, a plurality of subsidiary gate pads 92 and a plurality of subsidiary data pads 97 are formed on the gate pads 125 and the data pads 179 to be connected thereto through the contact holes 182 and 189, respectively. The subsidiary gate pads 92 and the subsidiary data pads 97 compensate the adhesiveness of the pads 125 and 179 to external circuit devices and protect the pads 125 and 179. The subsidiary gate pads 92 and the subsidiary data pads 97 are not requisites but may be introduced in a selective manner.

An ESD connection pattern 96 connected to the first and the second ESD protection wires 124, 128, 174 and 178 through the contact holes 184 and 186 is also formed on the passivation layer 180.

A method of manufacturing the TFT array panel for an LCD shown in Figs. 1-4 will be now described in detail with reference to Figs. 5A to 12D as well as Figs. 1-4.

First, as shown in Figs. 5A-5D, a lower film 201 preferably made of Mo, Mo alloy or Cr and an upper film 202 preferably made of Al or Al alloy are deposited in sequence and both films 201 and 202 are deposited on a substrate 110 and the upper film 202 and the lower film 201 are patterned by photo-etching using a mask to form a gate wire including a plurality of gate lines 121, a plurality of gate electrodes 123, and a plurality of gate pads 125, a first ESD protection wire including a gate shorting bar 128 and a plurality of ESD

10

15

20

25

30



connection lines 124, and a storage wire including a plurality of storage electrode lines 131 and a plurality of storage electrodes 133.

As shown in Figs. 6A-6C, a silicon nitride gate insulating layer 140 with 1,500-5,000Å thickness, a semiconductor layer 150 of undoped amorphous silicon with 500-2,000Å thickness, and an intermediate layer 160 with 300-600Å thickness are sequentially deposited on the substrate 110 by CVD. A lower film 701 preferably made of Mo, Mo alloy or Cr and an upper film 702 are deposited in sequence, conductive layer 170and a photoresist film 210 with thickness of 1-2 microns is coated thereon.

Thereafter, the photoresist film 210 is exposed to light through a mask and is developed to form a photoresist pattern 212 and 214 having a plurality of first portions 212 and a plurality of second portions 214 as shown in Figs. 7B-7D. Each of the first portions 214 of the photoresist pattern 212 and 214 is located on the channel area C of a TFT or an etching assistant area C', which is placed between a source electrode 173 and a drain electrode 175 or near a data shorting bar 178. Each of the second portions 212 is located on a wire area A located at a place where a data wire 171, 173, 175, 177 and 179 or a second ESD protection wire 174 and 178 will be formed. All portions of the photoresist film 210 on the remaining areas B are removed, and the first portions 214 are made to be thinner than the second portions 212. Here, the ratio of the thickness of the first portion 214 on the channel area C and the etching assistant area C' and the second portion 212 on the wire area A is adjusted depending on process conditions of subsequent etching steps described later, and it is preferable that the thickness of the first portion 214 is equal to or less than a half of that of the second portion 212, for example, equal to or less than 4,000 Å. The reason why the thickness of the portion on the etching assistant area C' is equal to that on the channel area C is to easily etching the lower film 701 when removing the conductive layer 170 to expose the semiconductor layer 150 at the channel area C, which will be described later in detail.

The position-dependent thickness of the photoresist pattern 212 and 214 are obtained by several techniques. A slit pattern, a lattice pattern or a

15

20

25.

30



translucent film is provided on the mask in order to adjust the light transmittance in the channel area C and the etching assistant area C'.

When using a slit pattern, it is preferable that width of the slits and a gap between the slits is smaller than the resolution of an exposer used for the photolithography. In case of using a translucent film, thin films with different transmittances or different thickness may be used to adjust the transmittance on the masks.

When a photoresist film 210 is exposed to light through such a mask, polymers of a portion directly exposed to the light are almost completely decomposed, and those of a portion exposed to the light through a slit pattern or a translucent film are not completely decomposed because the amount of a light irradiation is small. The polymers of a portion of the photoresist film 210 blocked by a light-blocking film provided on the mask is hardly decomposed. After the photoresist film 210 is developed, the portions containing the polymers, which are not decomposed, is left. At this time, the thickness of the portion with less light exposure is thinner than that of the portion without light exposure. Since too long exposure time decomposes all the molecules, it is necessary to adjust the exposure time.

The first portion 214 of the photoresist pattern 212 and 214 may be obtained using reflow. That is, the photoresist film 100 is made of a reflowable material and exposed to light through a normal mask having opaque and transparent portions. The photoresist film 210 is then developed and subject to reflow such that portions of the photoresist film 210 flows down onto areas without photoresist, thereby forming the thin portion 214.

Next, the photoresist film 214 and the underlying layers including the conductive layer 170, the intermediate layer 160 and the semiconductor layer 150 are etched such that the data wire, the second ESD protection wire and the underlying layers are left on the wire areas A, only the semiconductor layer is left on the channel areas C, and all the three layers 170, 160 and 150 are removed to expose the gate insulating layer 140 on the remaining areas B.



First, as shown in Figs. 8A-8C, the exposed portions of the conductive layer 170 on the other areas B are removed to expose the underlying portions of the intermediate layer 160. Both dry etch and wet etch are selectively used in this step and preferably performed under the condition that the conductive layer 170 is easily etched and the photoresist pattern 212 and 214 are hardly etched. However, since it is hard to identify the above-described condition for dry etch, and the dry etch may be performed under the condition that the photoresist pattern 212 and 214 and the conductive layer 170 are etched simultaneously. In this case, the first portion 214 for dry etch is preferably made to be thicker than that for the wet etch to prevent the removal of the first portion 214 and thus the exposure of the underlying portions of the conductive layer 170.

As a result, as shown in Figs. 8A-8C, only the portions of the conductive layer 170 on the channel areas C, the etching assistant areas C', and the wire areas A, that is, an etching assistant layer 178 and the source/drain ("S/D") conductors 176 are left and the remaining portions of the conductive layer 170 on the remaining areas B are removed to expose the underlying portions of the intermediate layer 160. Here, the S/D conductors 64 have substantially the same planar shapes as the data wire 171, 173, 175 and 179 and the second ESD protection wire 174 and 178 except that the source electrodes 173 and the drain electrodes 175 are not disconnected from but connected to each other. When using dry etch, the thickness of the photoresist pattern 212 and 214 is reduced to an extent.

Next, as shown in Figs. 9A-9C, the exposed portions of the intermediate layer 160 and the underlying portions of the semiconductor layer 150 on the areas B as well as the first portion 214 of the photoresist pattern 212 and 214 are removed by dry etch. The etching is performed under the conduction that the photoresist pattern 212 and 214, the intermediate layer 160 and the semiconductor layer 150 are easily etched and the gate insulating layer 140 is hardly etched. (It is noted that etching selectivity between the intermediate layer and the semiconductor layer is nearly zero.) In particular, it is preferable that the etching ratios for the photoresist pattern 212 and 214 and the

15

20

25

30

semiconductor layer 150 are nearly the same. For instance, the etched thicknesses of the photoresist pattern 212 and 214 and the semiconductor layer 150 can be nearly the same by using a gas mixture of SF₆ and HCl, or a gas mixture of SF₆ and O₂. When the etching ratios for the photoresist pattern 212 and 214 and for the semiconductor pattern 150 are the same, the initial thickness of the first portion 214 is equal to or less than the sum of the thickness of the semiconductor layer 150 and the thickness of the intermediate layer 160.

Consequently, as shown in Figs. 9A-9C, the first portions 214 on the channel areas C and the etching assistant areas C' are removed to expose the underlying portions of the S/D conductors 176 and the etching assistant layer 178, and the portions of the intermediate layer 160 and the semiconductor layer 150 on the remaining areas B are removed to expose the underlying portions of the gate insulating layer 140. In the meantime, the second portions 212 on the wire areas A are also etched to become thinner. Moreover, the semiconductor pattern 152 and the etching assistant pattern 178 are completed in this step. The reference numerals 168 refer to S/D ohmic contacts under the S/D conductors 176 and the etching assistant layer 178.

Then, photoresist remnants left on the surface of the S/D conductors 176 on the channel areas C and the etching assistant areas C' are removed by ashing or etch back.

Next, as shown in Figs. 10A-10C, in order to remove portions of the S/D conductors 176 and the underlying portions of the S/D ohmic contacts 168 on the channel areas C for exposing the semiconductor pattern 152 of the channel areas 168, portions of the upper film 702 of portions of the S/D conductors 176 on the channel areas C and the etching assistant areas C' is first removed using the photoresist as an etch mask.

Successively, exposed portions of the lower film 701 of the conductive layer 176 and 178 are etched. The etching of the lower film 701 made of Cr is performed by wet etching, and the lower film 701 of Cr and the upper film 702 of Al or Al alloy along with an etchant form a galvanic cell. At this time, if the area of the portions of the lower film 701 exposed to the etchant is less than three

15

20

25


30



times the area of the upper film 702, the lower film 701 of Cr may not be completely removed such that remnant of the lower film 701 deteriorates the characteristics of the TFTs. In order to prevent such a problem, the embodiment of the present invention remains the etching assistant layers 178 connected to the S/D conductors 176 for securing the large area of the lower film 701 exposed to the etchant of wet etching. The area of the portions of the lower film 701 exposed to the etchant after etching the upper film 702 is preferably seven times, and more preferably ten times the area of the upper film 701.

In the meantime, when an additional ashing step is performed after the upper film 702 is removed as shown in Figs. 10A-10C, the lower layer 701 of Cr is well etched even in the case that the area of the portions of the lower film 701 exposed to the etchant is three times. It is because oxide of Al or Al alloy is formed on the upper film 702 after the ashing step and thus the upper layer 702 may not serve as an anode of the galvanic cell.

Next, exposed portions of the S/D ohmic contacts 168 are etched to be removed. Here, the etching of both the S/D conductors 176 and the S/D ohmic contacts 168 may be done using only dry etching. Alternatively, the S/D conductors 176 are etched by wet etching and the S/D ohmic contacts 168 are etched by dry etching. In the former case, it is preferable to perform the etching under the condition that etching selectivity between the S/D conductors 176 and the S/D ohmic contacts 168 is high. It is because the low etching selectivity makes the determination of the etching finish point difficult, thereby causing the adjustment of the thickness of the portions of the semiconductor pattern 42 left on the channel areas C to be difficult. Examples of etching gases used for etching the S/D ohmic contacts 168 are a gas mixture of CF4 and HCl and a gas mixture of CF₄ and O₂. Use of the gas mixture of CF4 and O2 enables to obtain uniform thickness of etched portions of the semiconductor pattern 152. In this regard, as shown in Fig. 11B, the exposed portions of the semiconductor pattern 152 and the etching assistant layer 158 are etched to have a reduced thickness, and the second portions 212 of the photoresist pattern 212 and 214 are also etched to have a reduced thickness. This etching is performed under the condition that



10

15

25

30



the gate insulating layer 140 is not etched, and it is preferable that the photoresist pattern 212 and 214 is thick enough to prevent the second portions 212 from being removed to expose the underlying portions of the data wire 171, 173, 175 and 179 and the second ESD protection wire 174 and 178.

Accordingly, the source electrodes 173 and the drain electrodes 175 are separated from each other, and, simultaneously, the data wire 171, 173, 175 and 179, the second ESD protection wire 174 and 178, and the ohmic contact pattern 163 and 165 thereunder are completed.


Finally, the second portions 212 of the photoresist pattern 212 and 214 left on the wire areas A are removed. Alternatively, the second portions 212 are removed after the portions of the S/D conductors 176 and the etching assistant layer 178 on the channel areas C and the etching assistant areas C' are removed and before the underlying portions of the S/D ohmic contacts 168 are removed. Alternatively, the second portions 212 may be removed after the upper film 702 of the S/D conductors 176 and the etching assistant layer 178 is removed.

After forming the data wire 171, 173, 175 and 179 and the second ESD protection wire 174 and 178, as shown in Figs. 12A-12D, a protective layer 180 is formed by CVD of silicon nitride, by coating an photosensitive organic insulating material having good planarization characteristics, or by PECVD of low dielectric material such as a-Si:C:O or a-Si:O:F.

The protective layer 180 together with the gate insulating layer 140 is etched to form a plurality of contact holes 182, 189 and 185 exposing the gate pads 125, the data pads 179, and the drain electrodes 175. Consecutively, the portions of the upper films 202 and 702 of Al or Al alloy exposed through the contact holes 182, 185, 184, 186 and 189 are removed by blanket etching with an Al etchant.

Finally, as shown in Figs. 1-4, an ITO layer or an IZO layer with a thickness of 500-1,000 Å is deposited and photo-etched to form a plurality of pixel electrodes 190 connected to the drain electrodes 175, a plurality of subsidiary gate pads 92 connected to the gate pads 125, a plurality of subsidiary





data pads 97 connected to the data pads 179, and an ESD protection connection pattern 96 contacting the lower films 201 and 701 for connecting the gate shorting bar 128 and the data shorting bar 178.

Since the data wire 171, 173, 175 and 179, the ohmic contact pattern 163 and 165 thereunder and the semiconductor pattern 152 thereunder are formed using a single mask, and the source electrode 173 and the drain electrode 175 are separated from each other in this process, the second embodiment of the present invention gives a simple manufacturing method.

20

25

30

WHAT IS CLAIMED IS:

A thin film transistor array panel comprising:

an insulating substrate;

a gate wire formed on the substrate and including a gate line and a gate electrode connected to the gate line;

a gate insulating layer formed on the gate line;

a semiconductor layer formed on the gate insulating layer;

a data wire formed on the semiconductor layer and including a data line intersecting the gate line, a source electrode connected to the data line, and a drain electrode located opposite the source electrode with respect to the gate electrode:

a pixel electrode connected to the drain electrode; and

an etching assistant pattern located out of an area defined by intersections of the gate line and the data line.

- 15 2. The thin film transistor array panel of claim 1, wherein the data wire comprises a lower film of Cr, Mo or Mo ally and an upper film of Al or Al ally.
 - 3. The thin film transistor array panel of claim 2, further comprising a passivation layer disposed between the data wire and the pixel electrode.
 - 4. The thin film transistor array panel of claim 3, wherein the semiconductor layer has substantially the same planar shape as the data wire except for a channel portion located between the data line and the drain electrode.
 - 5. A method of manufacturing a thin film transistor array panel, the method comprising:

forming a gate wire including a gate line and a gate electrode on a substrate;

forming a gate insulating layer on the substrate;

forming a semiconductor pattern and an etching assistant pattern on the gate insulating layer;

10

15

20

25

30



forming a source/drain conductor pattern and an etching assistant layer on the semiconductor pattern and the etching assistant pattern;

forming a data wire including a data line and source and drain electrodes separated from each other by removing the etching assistant layer and partly removing the source/drain conductor pattern; and

forming a pixel electrode connected to the drain electrodes.

- 6. The method of claim 5, wherein the separation of the source and the drain electrodes are performed by using a photo-etching process using a photoresist pattern, and the photoresist pattern comprises a first portion disposed on an etching assistant portion and having a first thickness, a second portion having a second thickness larger than the first thickness, and a third portion disposed at positions except for the first and the second portions and having a thickness smaller than the first thickness.
- 7. The method of claim 6, wherein a mask used for the photoetching process comprises a first portion partly transmitting light, a second portion fully transmitting light, and a third portion fully blocking light, and the first, the second and the third portions of the mask is aligned to face the first, the second and the third portions of the photoresist pattern, respectively, during light exposure.
 - 8. The method of claim 6, further comprising:

forming a contact pattern between the data wire and the semiconductor pattern, wherein the data wire, the contact pattern, the semiconductor pattern, and the etching assistant pattern are formed by using a mask.

9. The method of claim 8, wherein the formation of the gate insulating layer, the semiconductor pattern, the contact pattern, and the data wire comprises:

depositing the gate insulating layer, a semiconductor layer, a contact layer, and a conductive layer;

coating a photoresist film on the conductive layer; exposing the photoresist film through the mask;

15

20

25

developing the photoresist film to form the photoresist pattern such that the second portion of the photoresist pattern is disposed on the data wire;

forming the data wire, the contact pattern, and the semiconductor pattern respectively made of the conductive layer, the contact layer and the semiconductor layer by removing a portion of the conductive layer under the third portion, the semiconductor layer and the contact layer thereunder, the first portion, the conductive layer and the ohmic contact layer under the first portion, and a partial thickness of the second portion; and

removing the photoresist pattern.

10. The method of claim 9, wherein the formation of the data wire, the contact pattern, the semiconductor pattern, and the etching assistant pattern comprises:


removing the portion of the conductive layer under the third portion by dry etching or wet etching to form the source/drain conductor pattern and the etching assistant layer;

etching the contact layer under the third portion, the semiconductor layer thereunder to complete the semiconductor pattern and the etching assistant pattern under the first and the second portions; and


removing the source/drain conductor pattern and the etching assistant layer to complete the data wire and the contact pattern.

- 11. The method of claim 10; wherein the data wire comprises a lower film including Cr, Mo or Mo alloy and an upper film including Al or Al alloy.
- 12. The method of claim 11, wherein the upper film and the lower film are patterned by wet etching.


1/31 FIG.1




2/31




ر ان ی





5/31 FIG.5A








FIG.5B









9/31




FIG.6A






FIG.6B


FIG.6C




12/31 FIG.7A




13/31



i'IG. 7B



ω



110 150 1 140 110 201 202 FIG.8A 160 160 150






FIG.8B





19/31




FIG.9A

20/31




FIG.9B






FIG.9C

22/31




•





24/31



25/31








FIG.11A










)

28/31 FIG.12A



29/31





FIG.12B


30/31



'IG.12C

.)





A. CLASSIFICATION OF SUBJECT MATTER

IPC7 G02F 1/136

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched KR,JP:as above

Electronic data base consulted during the intertnational search (name of data base and, where practicable, search terms used)
PAJ "gate""data""thin film transistor array panel""method""manufacture"

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	KR 2000-65304 A(Samsung electronics Co.Ltd) 15.Nov.2000 see whole document	1-12
Y	KR 213191 B1(Samsung electronics Co.Ltd) 02.Aug.1999 see whole document	1-12
Α	KR 2002-7037 A(Samsung electronics Co.Ltd) 26.Jan.2002 see whole document	1-12
A	JP03-148636 A(Toshiba Corp) 25.Jun.1991 see claims and specification	1-12
Α	US 6,335,211 B1(Samsung electronics Co.Ltd) 26.Jan.2002 see whole document	1-12

Further documents are listed in the continuation of Box C.	See patent family annex.
Special categories of cited documents:	"T" later document published after the international filing date or priority
"A" document defining the general state of the art which is not considered to be of particular relevance	date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent but published on or after the international filing date	
"L" document which may throw doubts on priority claim(s) or which is	step when the document is taken alone
cited to establish the publication date of citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is
"O" document referring to an oral disclosure, use, exhibition or other means	combined with one or more other such documents, such combination being obvious to a person skilled in the art
"P" document published prior to the international filing date but later than the priority date claimed	"&" document member of the same patent family
Date of the actual completion of the international search	Date of mailing of the international search report
09 JULY 2003 (09.07.2003)	10 JULY 2003 (10.07.2003)
Name and mailing address of the ISA/KR	Authorized officer
Korean Intellectual Property Office 920 Dunsan-dong, Seo-gu, Daejeon 302-701, Republic of Korea	LIM, Dong Jai
Facsimile No. 82-42-472-7140	Telephone No. 82-42-481-5759



oternational appli

International application No.

PCT/KR03/00146

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
KR 2000-65304 A	15-11-2000	None	
KR 213191 B1	02-08-1999	None	
KR 2002-7037 A	26-01-2002	None	
JP03-148636 A	25-06-1991	None	
US 6,335,211 B1	26-01-2002	US 5,821,133 A US 5,990,986 A	13-10-1998 23-11-1999

INTERNATIONAL SEARCH REPORT

mational application No.

				PCT/KR03/00	146
A.	CLA	SSIFICATION OF SUBJECT MATTER			
	IPC?	7 G02F 1/136			
Acc	ording to	International Patent Classification (IPC) or to both nati	ional classification and IPC		
B.	FIEL	DS SEARCHED	 		-
Mir	imum doc	cumentation searched (classification system followed b	y classification symbols)		
IP(C7 G02F				
Do	umentatio	n coordad other than minimum donuments in the			
	Lumentatio LJP:as abo	in searched other than minimum documentation to the ove	extent that such documents are	included in the I	telds searched
Fle	rtronic date	a base consulted during the intertnational search (name	of data base and where proci-	oble caprob tom	
		lata""thin film transistor array panel""method""manufa		aoie, search ten	ns usea)
C.	DOCUM	MENTS CONSIDERED TO BE RELEVANT			
Ca	tegory*	Citation of document, with indication, where ap	propriate, of the relevant passag	ges	Relevant to claim No.
	Y	KR 2000-65304 A(Samsung electronics Co.Ltd) 15.	Nov.2000		1-12
		see whole document			
	Y	KR 213191 Bi(Samsung electronics Co.Ltd) 02.Aug	z.1999		1-12
		see whole document			
	Α	KR 2002-7037 A(Samsung electronics Co.Ltd) 26.Ja	an.2002		1-12
		see whole document			
	Α	JP03-148636 A(Toshiba Corp) 25.Jun.1991			1-12
		see claims and specification			
	Α	US 6,335,211 B1(Samsung electronics Co.Ltd) 26.Jan.2002		1-12	
		see whole document			
_	Further	documents are listed in the continuation of Box C.	See patent family	annex.	·
-	_	ategories of cited documents:	"T" later document published a		nol Elina deta as asiasis.
"A"	document	defining the general state of the art which is not considered	date and not in conflict w	ith the applicatio	n but cited to understand
"E"	•	articular relevance plication or patent but published on or after the international	the principle or theory und "X" document of particular rela		
-L-	filing date	date considered novel or cannot be considered to involve an inventive			
r.	L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other "Y" document of particular relevance; the claimed invention of the company of the compa			ed invention cannot be	
"O"	special reason (as specified) Considered to involve an inventive step when the documen combined with one or more other such documents, such combined with one or more other such documents, such combined with one or more other such documents, such combined with one or more other such documents, such combined with one or more other such documents.				
***	means	•	being obvious to a person s	killed in the art	
"P" document published prior to the international filing date but later "&" document member of the same patent family than the priority date claimed					
Date	Date of the actual completion of the international search Date of mailing of the international search report			ort	
09 JULY 2003 (09.07.2003)		JULY 2003 (09.07.2003)	10 JULY 2003 (10	.07.2003)	
Nan	ne and mai	iling address of the ISA/KR	Authorized officer		
1	9	Korean Intellectual Property Office 120 Dunsan-dong, Seo-gu, Daejeon 302-701, Republic of Korea	LIM, Dong Jai		(OIEIN
Fac		82-42-472-7140	Telephone No. 82-42-481-5	759	EOIN

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR03/00146

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
KR 2000-65304 A	15-11-2000	None	
KR 213191 B1	02-08-1999	None	
KR 2002-7037 A	26-01-2002	None	
JP03-148636 A	25-06-1991	None	
US 6,335,211 B1	26-01-2002	US 5,821,133 A US 5,990,986 A	13-10-1998 23-11-1999